



# AC7801x Data Sheet

Supports the following:

AC78016FDLA, AC78016MDQA, AC78016FDLI, AC78016FCLI,  
AC78016MDQI, AC78016MCQI, AC78013FDLI, AC78013FCLI,  
AC78013MDQI, AC78013MCQI, AC78013MBQI, AC78013FDLA,  
AC78013FCLA, AC78013MDQA, AC78013MCQA, AC78013MBQA,  
AC78012FDLI, AC78012FCLI, AC78012FBLI, AC78012MDQI,  
AC78012MCQI, AC78012MBQI, AC78012PBTI, AC78012PBTA,  
AC78010FCLI, AC78015MDQA, AC78015FDLA

Version: 1.6

Release date: 2023-06-26

© 2013 - 2022 AutoChips Inc.

This document contains information that is proprietary to AutoChips Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Specifications are subject to change without notice.

## Document Revision History

---

Revision	Date	Author	Description
1.0	2020-06-30	AutoChips	Initial version
1.1	2020-08-13	AutoChips	Updates package marking and product ID.
1.2	2020-10-20	AutoChips	Updates Table 6-2 VLVDL and VLVDL.
1.3	2021-12-30	AutoChips	Updates Table 9-1 PA12 and PA15 Signal multiplexing; Update the function description of 7.5.3 UART; Update the description of 7.4.1 ADC characteristics.
1.4	2022-02-15	AutoChips	Updates key features clocks descriptions; Updates Table 6-1 DC characteristics; Updates Table 6-2 LVD /POR / AVDD Voltage warning specification; Updates Table 6-4 Control timing; Updates Table 7-3 OSC and ICS specifications; Updates the description of 7.4.1 ADC characteristics; Updates Table 7-8 Comparator electrical specifications.
1.5	2022-10-27	AutoChips	Updates AC780x to AC7801x
1.6	2023-06-26	AutoChips	Add AC78015MDQA, AC78015FDLA

## Table of Contents

---

<b>Document Revision History</b> .....	<b>2</b>
<b>Table of Contents</b> .....	<b>3</b>
<b>List of Figures</b> .....	<b>5</b>
<b>List of Tables</b> .....	<b>6</b>
<b>1 Key features</b> .....	<b>7</b>
<b>2 Block diagram</b> .....	<b>9</b>
<b>3 Part identification</b> .....	<b>10</b>
3.1 Description.....	10
3.2 Format .....	10
3.3 Fields.....	10
3.4 Example .....	11
<b>4 Parameter classification</b> .....	<b>12</b>
<b>5 Ratings</b> .....	<b>13</b>
5.1 Thermal handling ratings .....	13
5.2 Moisture handling ratings.....	13
5.3 ESD handling ratings .....	13
5.4 Voltage and current operating ratings .....	14
<b>6 General</b> .....	<b>15</b>
6.1 Nonswitching electrical specifications .....	15
6.1.1 Power and ground pins .....	15
6.1.2 DC characteristics.....	16
6.1.3 Supply current characteristics .....	18
6.2 Switching specifications.....	20
6.2.1 Control timing.....	20
6.2.2 PWM module timing.....	21
6.3 Thermal specifications .....	21
6.3.1 Thermal characteristics.....	21
<b>7 Peripheral operating requirements and behaviors</b> .....	<b>25</b>
7.1 Core modules .....	25
7.1.1 SWD electricals .....	25

7.2	External oscillator (OSC) and ICS characteristics .....	25
7.2.1	External oscillator(OSC) characteristics .....	25
7.2.2	Internal RC characteristics .....	26
7.2.3	PLL characteristics .....	26
7.3	Embedded Flash specifications .....	27
7.4	Analog .....	28
7.4.1	ADC and Tsensor characteristics .....	28
7.4.2	Analog comparator (ACMP) electricals .....	29
7.5	Communication interfaces .....	30
7.5.1	SPI specifications .....	30
7.5.2	CAN specifications .....	32
7.5.3	UART specifications .....	32
7.5.4	I2C specifications .....	33
<b>8</b>	<b>Dimensions</b> .....	<b>35</b>
8.1	LQFP48 package information .....	35
8.2	HVQFN32 package information .....	38
8.3	TSSOP20 package information .....	40
<b>9</b>	<b>Pinout</b> .....	<b>43</b>
9.1	Signal multiplexing and pin assignments .....	43
9.2	Device pin assignment .....	45
9.2.1	48-pin LQFP package .....	45
9.2.2	32-pin HVQFN32 package .....	46
9.2.3	20-pin TSSOP20 package .....	47

## List of Figures

---

Figure 2-1 AC7801x Block Diagram.....	9
Figure 6-1 Pinout decoupling.....	15
Figure 6-2 Timer input capture pulse.....	21
Figure 7-1 Typical crystal or resonator circuit.....	26
Figure 7-2 ADC input equivalent diagram.....	29
Figure 7-3 SPI timing diagram – master.....	30
Figure 7-4 SPI timing diagram – slave(cpha=0).....	31
Figure 7-5 SPI timing diagram – slave(cpha=1).....	31
Figure 7-6 Definition of timing for F/S-mode devices on the I2C-bus.....	34
Figure 8-1 LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package outline <sup>[1]</sup> .....	35
Figure 8-2 LQFP48 marking example (package top view).....	37
Figure 8-3 HVQFN32 - 32-pin, 5 x 5 mm thermal enhanced very thin quad flat no-lead package outline <sup>[1]</sup> .....	38
Figure 8-4 HVQFN32 marking example (package top view).....	39
Figure 8-5 TSSOP20 – 20 pin, 6.5 x 4.4 mm thin shrink small outline package outline <sup>[1]</sup> .....	40
Figure 8-6 TSSOP20 marking example (package top view).....	42
Figure 9-1 48-pin LQFP package.....	45
Figure 9-2 32-pin HVQFN32 package.....	46
Figure 9-3 20-pin TSSOP20 package.....	47

## List of Tables

Table 3-1 Fields.....	10
Table 4-1 Parameter classifications .....	12
Table 5-1 Thermal handling ratings .....	13
Table 5-2 Moisture handling ratings.....	13
Table 5-3 ESD handling ratings .....	13
Table 5-4 Voltage and current operating ratings .....	14
Table 6-1 DC characteristics .....	16
Table 6-2 LVD /POR / AVDD Voltage warning specification.....	17
Table 6-3 Supply current characteristics .....	18
Table 6-4 Control timing .....	20
Table 6-5 PWM input timing .....	21
Table 6-6 Thermal characteristics.....	22
Table 7-1 SWD full voltage range electrical .....	25
Table 7-2 OSC specifications (temperature range = -40 to 125 °C ambient).....	25
Table 7-3 OSC and ICS specifications (temperature range = -40 to 125 °C ambient) .....	26
Table 7-4 PLL characteristics .....	26
Table 7-5 Flash characteristics.....	27
Table 7-6 12 bit ADC and Tsensor Operating Conditions and Characteristics .....	28
Table 7-7 12 bit ADC and Tsensor Operating Conditions and Characteristics(continue).....	28
Table 7-8 Comparator electrical specifications.....	29
Table 7-9 SPI characteristics – master .....	30
Table 7-10 SPI characteristics - slave .....	31
Table 7-11 CAN wake-up pulse characteristics.....	32
Table 8-1 LQFP48 –48 pin, 7 x 7 mm low-profile quad flat package mechanical data <sup>[1]</sup> .....	36
Table 8-2 HVQFN 32 - 32-pin, 5 x 5 mm thermal enhanced very thin quad flat no-lead package mechanical data <sup>[1]</sup> .....	39
Table 8-3 TSSOP20 – 20 pin, 6.5 x 4.4 mm thin shrink small outline package mechanical data <sup>[1]</sup> .....	41
Table 9-1 Signal multiplexing and pin assignments <sup>[2]</sup> .....	43

## 1 Key features

---

- Automotive grade
  - AEC-Q100 Grade 1 qualified
- Performance
  - Up to 72 MHz ARM® Cortex-M0+ core
  - Single cycle 32-bit multiplier
  - Fast I/O access port
  - Hardware coprocessor (Memory-Mapped Division and Square Root)
- Memories and memory interfaces
  - Up to 128 KB Flash
  - Up to 20 KB SRAM, ECC is supported
- Clocks
  - Oscillator (OSC) - supports 4 MHz to 30 MHz crystal or ceramic resonator; choice of low power or high gain oscillators
  - Internal clock source (ICS) - internal PLL with internal or external reference, 8 MHz pre-trimmed internal reference clock can work for PLL to generate 72 MHz system clock
  - Internal 32 kHz low-power oscillator (LPO)
- System peripherals
  - Power management module (PMC) with three power modes: Run, Wait, Stop
  - Low-voltage detection (LVD) with reset
  - Watchdog with independent clock source(WDOG)
  - Programmable cyclic redundancy check module(CRC)
  - Serial wire debug (SWD) interfaces
  - One 4-channel DMA
- Human-machine interface
  - Up to 42 general-purpose input/output (GPIO)
  - External interrupt (IRQ)
- Analog modules
  - One up to 12-channel 12-bit 1Msps SAR ADC, optional hardware trigger (ADC)
  - One analog comparators containing a 6-bit DAC and programmable reference input(ACMP)
- Timers
  - Two 8-channel PWM
  - One 4-channel periodic interrupt timer (TIMER)
  - Two pulse width timer (PWDT)

- One real-time clock (RTC)
- Communication interfaces
  - One CAN-FD module, compatible with CAN
  - Three UART modules (two support Software LIN)
  - Two SPI modules (SPI)
  - Two I2C modules (I2C)
- Operating characteristics
  - Voltage range: 2.7 to 5.5 V
  - Temperature range (ambient): -40 to 125°C
- Package options
  - 48-pin LQFP
  - 32-pin HVQFN
  - 20-pin TSSOP



## 2 Block diagram




Figure 2-1 AC7801x Block Diagram

### 3 Part identification

#### 3.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 3.2 Format

Part numbers for this device have the following format:

AC## GTUFPN

#### 3.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 3-1 Fields

Field	Description	Values
AC	Autochips	• AC
7	AutoChips MCU family	• 7
8	General Purpose Automotive MCU	• 8
0	Core Platform	• 0= Cortex-M0+
1	Specific Function Bit	<ul style="list-style-type: none"> <li>• 1 = performance/version bit</li> <li>• 3 = Product subfamily                             <ul style="list-style-type: none"> <li>6: CPU 72 MHz</li> <li>5: ISELED and CAN-FD/CAN is supported</li> <li>3: CAN-FD/CAN is supported</li> <li>2: CAN-FD/CAN is not supported</li> <li>0: ESD 2 KV</li> </ul> </li> </ul>
3		
F	Pin Count	<ul style="list-style-type: none"> <li>• P = 20</li> <li>• M = 32</li> <li>• F = 48</li> </ul>
D	Flash Memory Size	<ul style="list-style-type: none"> <li>• A = 16 KB</li> <li>• B = 32 KB</li> <li>• C = 64 KB</li> <li>• D = 128 KB</li> </ul>
L	Package type	<ul style="list-style-type: none"> <li>• L = LQFP</li> <li>• Q = QFN</li> <li>• T = TSSOP</li> </ul>
A	Temperature range(°C)	<ul style="list-style-type: none"> <li>• A= AEC-Q100 Grade 1(-40~125°C)</li> <li>• I= -40~105°C</li> <li>• C= -40~85°C</li> </ul>

### **3.4 Example**

This is an example part number: AC78013FDLA.

## 4 Parameter classification

---

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate.

**Table 4-1 Parameter classifications**

P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

## 5 Ratings

### 5.1 Thermal handling ratings

**Table 5-1 Thermal handling ratings**

Symbol	Description	Min.	Max.	Unit	Notes
TSTG	Storage temperature	-55	150	°C	1
TSDR	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 5.2 Moisture handling ratings

**Table 5-2 Moisture handling ratings**

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 5.3 ESD handling ratings

**Table 5-3 ESD handling ratings**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-4000	4000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-750	750	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 125°C	-100	100	mA	3

1. Determined according to AEC-Q100-002-D, HUMAN BODY MODEL ELECTROSTATIC DISCHARGE TEST.
2. Determined according to AEC-Q100-011-C1, CHARGED DEVICE MODEL (CDM) ELECTROSTATIC DISCHARGE TEST.
3. Determined according to AEC-Q100-004-D, IC LATCH-UP TEST.
  - Test was performed at 125 °C case temperature (Class II).
  - Supply groups pass 1.5 V<sub>ccmax</sub>.

## 5.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

**Table 5-4 Voltage and current operating ratings**


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	6	V
$I_{DD}$	Maximum current into VDD	—	60	mA
$V_{IN}$	Input voltage except true open drain pins	-0.3	$V_{DD} + 0.3$ <sup>[1]</sup>	V
	Input voltage of true open drain pins	-0.3	$V_{DD} + 0.3$ <sup>[1]</sup>	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-20	20	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V

<sup>[1]</sup> Maximum rating of  $V_{DD}$  also applies to  $V_{IN}$ .

## 6 General

### 6.1 Nonswitching electrical specifications

#### 6.1.1 Power and ground pins



**Figure 6-1 Pinout decoupling**

1. V<sub>DD</sub> and V<sub>DDA</sub> must be shorted to a common source on PCB.
2. All decoupling capacitors must be low ESR ceramic capacitors (X7R type) , the recommended value is 0.1 uF.
3. For improved performance, it is recommended to use 10 uF, 0.1 uF and 1 nF capacitors in parallel.
4. All decoupling capacitors should be placed as close as possible to the corresponding power and ground pins.

### 6.1.2 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 6-1 DC characteristics**

Symbol	C	Descriptions		Min.	Typ.	Max.	Unit	
—	—	Operating voltage		—	2.7	—	5.5	V
V <sub>OH</sub>	P	Output high voltage	drive strength	5 V, I <sub>load</sub> = -5, -10, -15, -20mA	0.85×V <sub>DD</sub>	—	—	V
	C			3 V, I <sub>load</sub> = -3.6, -7.2, -10.8, -14.4 mA	0.8×V <sub>DD</sub>	—	—	V
I <sub>OHT</sub>	D	Output high current	Max total I <sub>OH</sub> for all ports	5 V	—	—	30	mA
				3 V	—	—	20	
V <sub>OL</sub>	P	Output low voltage	drive strength	5 V, I <sub>load</sub> = 5, 10, 15, 20mA	—	—	0.15×V <sub>DD</sub>	V
	C			3 V, I <sub>load</sub> = 3.6, 7.2, 10.8, 14.4 mA	—	—	0.2×V <sub>DD</sub>	V
I <sub>OLT</sub>	D	Output low current	Max total I <sub>OL</sub> for all ports	5 V	—	—	30	mA
				3 V	—	—	20	
V <sub>IH</sub>	P	Input high voltage	All digital inputs	4.5 ≤ V <sub>DD</sub> < 5.5 V	0.65×V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V
				2.7 ≤ V <sub>DD</sub> < 4.5 V	0.70×V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	
V <sub>IL</sub>	P	Input low voltage	All digital inputs	4.5 ≤ V <sub>DD</sub> < 5.5 V	-0.3	—	0.35×V <sub>DD</sub>	V
				2.7 ≤ V <sub>DD</sub> < 4.5 V	-0.3	—	0.30×V <sub>DD</sub>	
V <sub>hys</sub>	C	Input hysteresis	All digital inputs	—	0.06×V <sub>DD</sub>	—	—	mV
I <sub>In</sub>	P	Input leakage current	Per pin (pins in high impedance input mode)	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-1	0.1	1	μA
I <sub>INTOT</sub>	C	Total leakage combined for all port pins	Pins in high impedance input mode	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-2	0.1	2	μA
R <sub>PU</sub>	P	Pullup resistors	All digital inputs, when enabled	—	40	75	190	KΩ



I <sub>IC</sub>	D	DC injection current	Single pin limit	V <sub>IN</sub> < V <sub>SS</sub> , V <sub>IN</sub> > V <sub>DD</sub>	-2	—	2	mA
			Total MCU limit, includes sum of all stressed pins		-5	—	25	
C <sub>In</sub>	C	Input capacitance, all pins	—	—	—	5	7	pF
V <sub>RAM</sub>	C	RAM retention voltage	—	—	2	—	—	V

**Table 6-2 LVD /POR / AVDD Voltage warning specification**

Symbol	C	Description	Min.	Typ.	Max.	Unit
V <sub>POR</sub>	D	POR re-arm voltage <sup>[1]</sup>	1.6	1.8	2	V
V <sub>LVDL</sub>	C	Falling low-voltage detect threshold—low range (LVDV= 0)	2.59	2.63	2.68	V
V <sub>LVDH</sub>	C	Falling low-voltage detect threshold—high range (LVDV=1) <sup>[2]</sup>	4.22	4.28	4.37	V
V <sub>HYSLVD</sub>	C	low-voltage detect hysteresis	—	50	—	mV
V <sub>PVDH</sub>	C	Falling low-voltage warning threshold—high range	4.45	4.6	4.75	V
V <sub>PVDL</sub>	C	Falling low-voltage warning threshold—low range	2.85	2.95	3.05	V
V <sub>HYS PVD</sub>	C	Program low-voltage detect hysteresis	—	50	—	mV
V <sub>BG</sub>	P	Buffered bandgap output <sup>[3]</sup>	1.18	1.2	1.22	V

<sup>[1]</sup> Maximum is the highest voltage that POR is guaranteed.

<sup>[2]</sup> Rising thresholds are falling threshold + hysteresis.

<sup>[3]</sup> Voltage Factory trimmed at V<sub>DD</sub> = 5.0 V, Temp = 25 °C.

### 6.1.3 Supply current characteristics

**Table 6-3 Supply current characteristics**

Parameter	Sym bol	Core/BusFreq	V <sub>DD</sub> (V)	-40°C	25°C—	85°C	105°C	125°C [2]	Unit
LFOSC+PLL, all modules clocks enabled	RI <sub>DD</sub>	72/36 MHz	5	15.101	15.215	15.194	15.887	15.963	mA
		48/48 MHz		12.886	12.931	13.188	13.584	13.646	
		48/24 MHz		12.291	12.326	12.583	12.971	13.032	
		24/24 MHz		10.337	10.291	10.512	10.912	10.964	
		12/12 MHz		9.089	8.962	9.163	9.563	9.585	
		72/36 MHz	3.3	14.24	14.381	14.41	14.713	14.947	
		48/48 MHz		12.105	12.147	12.434	12.587	12.704	
		48/24 MHz		11.511	11.581	11.792	11.284	12.113	
		24/24 MHz		9.613	9.628	9.805	10	10.12	
		12/12 MHz		8.385	8.341	8.496	8.7	8.799	
LFOSC+PLL, all modules clocks disabled and gated	RI <sub>DD</sub>	72/36 MHz	5	11.696	11.769	11.917	11.913	12.036	mA
		48/48 MHz		9.606	9.63	9.911	9.791	9.882	
		48/24 MHz		9.395	9.49	9.743	9.626	9.724	
		24/24 MHz		7.851	7.857	8.099	7.985	8.079	
		12/12 MHz		6.99	6.974	7.194	7.077	7.148	
		72/36 MHz	3.3	10.996	11.074	11.307	11.321	11.427	
		48/48 MHz		8.972	8.976	9.206	9.208	9.302	
		48/24 MHz		8.786	8.84	9.044	9.048	9.163	
		24/24 MHz		7.244	7.238	7.415	7.418	7.517	
		12/12 MHz		6.359	6.369	6.515	6.514	6.606	
XOSC+PLL, all modules clocks enabled	RI <sub>DD</sub>	72/36 MHz	5	19.444	19.848	20.363	21.529	21.044	mA
		48/48 MHz		16.737	17.059	17.532	18.718	18.224	
		48/24 MHz		16.002	16.306	16.796	17.975	17.474	
		24/24 MHz		13.592	13.819	14.268	15.465	14.953	
		12/12 MHz		12.014	12.181	12.624	13.828	13.314	
		72/36 MHz	3.3	18.497	18.907	19.369	20.07	19.932	
		48/48 MHz		15.865	16.207	16.649	17.358	17.205	
		48/24 MHz		15.115	15.474	15.907	16.619	16.467	
		24/24 MHz		12.797	13.07	13.49	14.207	14.042	
		12/12 MHz		11.268	11.499	11.905	12.627	12.46	
XOSC+PLL, all modules clocks disabled and	RI <sub>DD</sub>	72/36 MHz	5	15.52	15.959	16.407	16.427	16.694	mA
		48/48 MHz		13.008	13.323	13.832	13.836	14.109	
		48/24 MHz		12.825	13.15	13.639	13.646	13.907	
		24/24 MHz		10.862	11.181	11.664	11.645	11.894	

gated		12/12 MHz		9.805	10.108	10.568	10.559	10.768	
		72/36 MHz	3.3	14.842	15.192	15.672	15.773	16.058	
		48/48 MHz		12.315	12.611	13.107	13.214	13.489	
		48/24 MHz		12.127	12.441	12.91	13.013	13.294	
		24/24 MHz		10.193	10.48	10.921	11.027	11.272	
		12/12 MHz		9.137	9.416	9.828	9.927	10.17	
Sleep mode LFOSC+PLL, all modules clocks enabled	RIDD	72/36 MHz	5	13.531	13.736	13.827	13.927	14.127	mA
		48/48 MHz		11.787	11.943	12.017	12.109	12.3	
		48/24 MHz		11.183	11.335	11.4	11.49	11.683	
		24/24 MHz		9.689	9.796	9.844	9.923	10.101	
		12/12 MHz		8.636	8.715	8.75	8.825	9.003	
	3.3	72/36 MHz	12.922	13.104	13.204	13.298	13.482		
		48/48 MHz	11.185	11.33	11.408	11.493	11.667		
		48/24 MHz	10.588	10.724	10.8	10.887	11.055		
		24/24 MHz	9.107	9.198	9.258	9.333	9.492		
		12/12 MHz	8.059	8.124	8.174	8.244	8.4		
Sleep mode XOSC+PLL, all modules clocks enabled	RIDD	72/36 MHz	5	17.533	18.016	18.338	18.543	18.916	mA
		48/48 MHz		15.38	15.828	16.129	16.323	16.69	
		48/24 MHz		14.648	15.086	15.389	15.579	15.939	
		24/24 MHz		12.803	13.199	13.49	13.677	14.021	
		12/12 MHz		11.512	11.875	12.164	12.339	12.677	
	3.3	72/36 MHz	16.879	17.317	17.656	17.848	18.199		
		48/48 MHz	14.743	15.144	15.467	15.647	15.986		
		48/24 MHz	14.01	14.398	14.733	14.912	15.251		
		24/24 MHz	12.182	12.537	12.846	13.017	13.343		
		12/12 MHz	10.889	11.223	11.528	11.695	12.019		
Only LFOSC, all modules clocks enabled; HIS_8M	RIDD	8/4 MHz	5	7.104	6.925	7.137	7.432	7.567	
			3.3	6.42	6.39	6.51	6.682	6.81	
Only LFOSC, all modules clocks disabled and gated; HSI_8M	RIDD	8/4 MHz	5	5.173	5.209	5.396	5.281	5.345	
			3.3	4.6	4.619	4.732	4.733	4.828	
Stop mode (RTC/GPIO/I2C/S PI/UART/CAN/LI N can wake up) <sup>[3]</sup>	SIDD	—	5	3.12	5.94	29.65	55.22	114.11	μA
			3.3	2.71	5.61	28.72	54.42	112.31	
ADC adder to Stop mode	SIDD	—	5	1.93	1.984	2.019	2.05	2.118	mA
			3.3	1.665	1.738	1.754	1.782	1.849	

ADC(wdt enabled) adder to Stop mode(mode2)	SI <sub>DD</sub>	—	5	106.93	113.63	142.76	167.8	224.95	
			3.3	99.66	106.79	136.32	160.86	217.73	
ACMP adder to Stop mode	SI <sub>DD</sub>	—	5	18.35	21.51	45.17	70.87	129.59	μA
			3.3	14.94	17.91	40.82	66.96	124.97	
LVD adder to Stop mode	SI <sub>DD</sub>	—	5	37.97	42.74	67.82	93.89	153.46	μA
			3.3	34.65	39.55	64.49	90.8	149.72	
Standby mode(RTC on, RTC/NMI can wake up) <sup>[3]</sup>	SI <sub>DD</sub>	—	5	1.95	2.31	7.12	12.54	27	μA
			3.3	1.47	2	6.59	11.88	25.78	

<sup>[1]</sup> Data in Typical column was characterized at 3.3/5.0 V, 25 °C or is typical recommended value.

<sup>[2]</sup> Data in Typical column was characterized at 3.3/5.0 V, 125 °C or is typical recommended value.

<sup>[3]</sup> RTC adder cause <1 μA IDD increase typically, RTC clock source is 32 kHz LPO clock.

## 6.2 Switching specifications

### 6.2.1 Control timing

**Table 6-4 Control timing**

Num	C	Rating	Symbol	Min.	Typ. <sup>[1]</sup>	Max.	Unit
1	D	System and core clock ( $t_{sys} = 1/f_{Sys}$ )	$f_{Sys}$	DC	—	72	MHz
2	P	Bus frequency ( $t_{eye} = 1/f_{Bus}$ )	$f_{Bus}$	DC	—	48/72 <sup>[2]</sup>	MHz
3	P	Internal low power oscillator frequency	$f_{LPO}$		32		KHz
4	D	External reset pulse width <sup>[3]</sup>	$t_{extrst}$	$1.5 \times t_{32k}$	—	—	ns
5	D	IRQ pulse width	Run mode <sup>[4]</sup>	$t_{ILIH}/t_{IHIL}$	$1.5 \times t_{sys}$	—	ns
	D		Stop mode <sup>[4]</sup>	$t_{ILIH}/t_{IHIL}$	$1.5 \times t_{32k}$	—	ns
6	D	Port rise and fall time - Normal drive strength(load = 50 pF) <sup>[5]</sup>	—	$t_{Rise}$	—	10.2	ns
	D		—	$t_{Fall}$	—	9.5	ns
	D	Port rise and fall time - high drive strength(load = 50 pF) <sup>[5]</sup>	—	$t_{Rise}$	—	5.4	ns
	D		—	$t_{Fall}$	—	4.6	ns

- [1] Typical values are based on characterization data at  $V_{DD} = 5.0\text{ V}$ ,  $25\text{ }^\circ\text{C}$  unless otherwise stated.
- [2] The maximum operating frequency of AC7801x series, please refer to the product selection table.
- [3] This is the shortest pulse that is guaranteed to be recognized as a RESET\_B pin request.
- [4] This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized.
- [5] Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature ranges  $-40\text{ }^\circ\text{C}$  to  $125\text{ }^\circ\text{C}$ .


### 6.2.2 PWM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the PWM clock.

**Table 6-5 PWM input timing**

C	Function	Symbol	Min.	Max.	Unit
D	Timer clock frequency	$f_{PWM}$	—	72 M	Hz
D	Input capture pulse width	$t_{ICPW}$	1.5	—	$t_{PWM}$ [1]

[1]  $t_{PWM} = 1 / f_{PWM}$



**Figure 6-2 Timer input capture pulse**

## 6.3 Thermal specifications

### 6.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user- determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the

difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 6-6 Thermal characteristics**

Board type	Symbol	Description	48	32	20	Unit	Notes
			LQFP	HVQFN	TSSOP		
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	45.81	37.36	51.55	°C/W	1, 2
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	32.11	17.59	34.36	°C/W	1, 3
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	39.85	31.11	45.38	°C/W	1, 3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	28.22	13.72	30.44	°C/W	1, 3
Single-layer (1s)	$R_{\theta JB}$	Thermal resistance, junction to board	20.76	7.90	21.71	°C/W	4
Four-layer (2s2p)	$R_{\theta JB}$	Thermal resistance, junction to board	20.58	5.19	21.56	°C/W	4
Single-layer (1s)	$R_{\theta JC}$	Thermal resistance, junction to case	25.02	27.08	27.67	°C/W	5
Four-layer (2s2p)	$R_{\theta JC}$	Thermal resistance, junction to case	25.02	27.08	27.67	°C/W	5
Single-layer (1s)	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center(natural convection)	1.06	0.50	0.41	°C/W	6
Four-layer (2s2p)	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center(natural convection)	0.94	0.35	0.30	°C/W	6
Single-layer (1s)	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom outside center(natural convection)	20.60	7.75	21.51	°C/W	7

Four-layer (2s2p)	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom outside center(natural convection)	20.50	5.17	21.47	°C/W	7
-------------------	-------------	---	-------	------	-------	------	---

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \text{ Where:}$$

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

$P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

$P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273 \text{ } ^\circ\text{C})$$

$$\text{Solving the equations above for K gives: } K = P_D \times (T_A + 273 \text{ } ^\circ\text{C}) + \theta_{JA} \times (P_D)^2$$

where K is a constant pertaining to the particular part. K can be determined by measuring

$P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .



## 7 Peripheral operating requirements and behaviors

### 7.1 Core modules

#### 7.1.1 SWD electricals

Table 7-1 SWD full voltage range electrical

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation • Serial wire debug	0	20	MHz
J2	SWD_CLK cycle period	1/J1	—	ns
J3	SWD_CLK clock pulse width • Serial wire debug	20	—	ns
J4	SWD_CLK rise and fall times	—	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	5	—	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	5	—	ns
J11	SWD_CLK high to SWD_DIO data valid	—	41	ns

### 7.2 External oscillator (OSC) and ICS characteristics

#### 7.2.1 External oscillator(OSC) characteristics

Table 7-2 OSC specifications (temperature range = -40 to 125 °C ambient)

Num	C	Characteristic	Symbol	Min.	Typ.	Max.	Unit
1	C	Crystal frequency	$f_{hi}$	4	—	30	MHz
2	D	Load capacitors	$C_{L1}, C_{L2}$	See Note <sup>[1]</sup>			
3	D	Series resistor	RS	—	0	—	K $\Omega$
4	C	Crystal start-up time	t <sub>CST</sub>	—	3	—	ms

<sup>[1]</sup> For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors designed for high-frequency applications, and selected to match the requirements of the crystal.  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .




Figure 7-1 Typical crystal or resonator circuit

## 7.2.2 Internal RC characteristics

Table 7-3 OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	C	Characteristic	Symbol	Min.	Typ.	Max.	Unit	
1	P	LFOSC output frequency range	Over temperature range from -40 °C to 125°C	$f_{fosc}$	7.88	8	8.12	MHz
2	P	LPOSC Internal reference clock frequency, factory trimmed	T = 25 °C, V <sub>DD</sub> = 5 V	$f_{int\_ft}$	—	32	—	kHz
3	P	LPOSC Factory trimmed internal oscillator accuracy	T = 25 °C, V <sub>DD</sub> = 5 V	$\Delta f_{int\_ft}$	-4	—	4	%
4	P	LPOSC Deviation of IRC over temperature when trimmed at T = 25 °C, V <sub>DD</sub> = 2.7-5.5 V	Over temperature range from -40 °C to 125°C	$\Delta f_{int\_t}$	-20	—	15	%

## 7.2.3 PLL characteristics

Table 7-4 PLL characteristics

No.	Symbol	Parameter	Min.	Typ.	Max.	Unit
1	$f_{PLL\_IN}$	PLL input clock frequency	4	—	30	MHz

No.	Symbol	Parameter	Min.	Typ.	Max.	Unit
2	f <sub>PLL_REF</sub>	PFD input clock frequency	—	—	8	MHz
3	f <sub>PLL_OUT</sub>	PLL output clock frequency	9	—	750	MHz
4	f <sub>VCO_OUT</sub>	VCO output frequency	500	—	1500	MHz

Operating condition: junction temperature -40~125°C  
f<sub>PLL\_OUT</sub> is f<sub>VCO\_OUT</sub> /Postdiv, Postdiv can be 2,4,6,...,60,62  
f<sub>PLL\_REF</sub> is f<sub>PLL\_IN</sub> /Prediv, Prediv can be 1,2,4.

### 7.3 Embedded Flash specifications

This section provides details about program/erase/read parameters and reliability features for the Flash memory.

**Table 7-5 Flash characteristics**

C	Characteristic	Symbol	Min.	Typ.	Max.	Unit
D	Supply voltage for program/erase at temperature from - 40°C to 125 °C	V <sub>prog/erase</sub>	2.7	—	5.5	V
D	Supply voltage for read operation at temperature from	V <sub>Read</sub>	2.7	—	5.5	V
D	Flash Bus frequency	f <sub>SYS</sub>	8	48	72	MHz
D	Mass Erase (all Main Block pages)	t <sub>MER</sub>	—	114.6	—	ms
D	Page Erase (one page)	t <sub>PER</sub>	—	114.6	—	ms
D	Mass Erase Verify	t <sub>MERV</sub>	65600	—	13120	t <sub>cy</sub> [1]
D	Page Erase Verify	t <sub>PERV</sub>	535	—	1070	t <sub>cy</sub> [1]
D	Program Flash (1 word)	t <sub>PRG1</sub>	—	66.5	—	us
D	Program Flash (n word, n>1)	t <sub>PRGn</sub>	—	66.5+14.6× (n-1)	—	us
C	Flash Program/erase endurance at temperature from - 40°C to 125 °C	n <sub>EDR</sub>	10 k	—	—	cycles
C	Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>RET</sub>	10	—	—	years

[1] t<sub>cy</sub> = 1/ f<sub>SYS</sub>.

## 7.4 Analog

### 7.4.1 ADC and Tsensor characteristics

**Table 7-6 12 bit ADC and Tsensor Operating Conditions and Characteristics**


Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V <sub>AVDD</sub>	Supply Voltage	Absolute	2.7	—	5.5	V
V <sub>IN</sub>	Input Voltage Range	—	0	—	V <sub>AVDD</sub>	V
R <sub>IN</sub>	Source impedance	—	—	1.0 <sup>[1]</sup>	—	KΩ
C <sub>ADC</sub>	Internal Sampling Capacitor	—	—	2.3	—	pF
R <sub>ADC</sub>	Sampling switch resistance	—	—	2.6	—	KΩ
f <sub>ADC</sub>	ADC Clock Frequency	—	—	—	24	MHz
f <sub>sample</sub>	Sampling Time	—	280	—	—	ns
f <sub>rate</sub>	Conversion Rate	f <sub>ADC</sub> =24 MHz	—	—	1	MHz
INL	Integral Non-Linearity	—	—	1.5	—	LSB <sup>[2]</sup>
DNL	Differential Non-Linearity	—	—	1.5	—	LSB <sup>[2]</sup>
CH	External Channels	—	—	—	12	—

<sup>[1]</sup> Value based on 291 ns sampling time condition

<sup>[2]</sup> LSB = V<sub>AVDD</sub> / 2<sup>12</sup>

**Table 7-7 12 bit ADC and Tsensor Operating Conditions and Characteristics(continue)**

Characteristic	Conditions	C	Symbol	Min.	Typ.	Max.	Unit
Temp sensor slope	-40 °C~125 °C	D	Slope	—	1.629	—	mV/°C
Temp sensor voltage	25 °C	D	V <sub>TEMP25</sub>	—	0.72	—	V


**Figure 7-2 ADC input equivalent diagram**

### 7.4.2 Analog comparator (ACMP) electricals

**Table 7-8 Comparator electrical specifications**

C	Characteristic	Symbol	Min.	Typ.	Max.	Unit
D	Supply voltage	$V_{AVDD}$	2.5	—	5.5	V
T	Supply current (Operation mode)	$I_{DDA}$	—	—	20	$\mu\text{A}$
D	Analog input voltage	$V_{AIN}$	$V_{SS} - 0.3$	—	$V_{AVDD}$	V
D	Analog input offset voltage	$V_{AIO}$	—	—	40	mV
D	Analog comparator hysteresis (HYST=0)	$V_H$	—	20	—	mV
D	Analog comparator hysteresis (HYST=1)	$V_H$	—	40	—	mV
T	Supply current (Off mode)	$I_{DDAOFF}$	—	—	100	nA
C	Propagation Delay	$t_D$	—	0.4	1	$\mu\text{s}$

## 7.5 Communication interfaces

### 7.5.1 SPI specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$ , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.




Figure 7-3 SPI timing diagram – master

Table 7-9 SPI characteristics – master

Symbol	Description	Min.	Max.	Unit	Comment
$f_{op}$	Frequency of operation	$f_{bus}/512$	$f_{bus}/2$	Hz	$f_{bus}$ is bus clock
$t_{sc}$	CS setup time	$1 \times t_{bus}$	$256 \times t_{bus}$	ns	Negative edge of CS to first SCK edge
$t_{hc}$	CS hold time	$1 \times t_{bus}$	$256 \times t_{bus}$	ns	Last SCK edge to positive edge of CS
$t_{wsck}$	SCK high or low level time	$1 \times t_{bus}$	$256 \times t_{bus}$	ns	No considering $t_{rsck}$ and $t_{fsck}$
$t_{si}$	Data input setup time	16	—	ns	—
$t_{hi}$	Data input hold time	16	—	ns	—
$t_{vo}$	Data output valid time	—	7	ns	—

Symbol	Description	Min.	Max.	Unit	Comment
$t_{ho}$	Data output hold time	1	—	ns	—
$t_{rsck}$	Clock output rise time	4.5	15.4	ns	—
$t_{fsck}$	Clock output fall time	5.1	16.2	ns	—




Figure 7-4 SPI timing diagram – slave(cpha=0)




Figure 7-5 SPI timing diagram – slave(cpha=1)

Table 7-10 SPI characteristics - slave

Symbol	Description	Min.	Max.	Unit	Comment
$f_{op}$	Frequency of operation	—	12 M	Hz	
$t_{sc}$	CS setup time	$2 \times t_{bus}$	—	ns	Negative edge of CS to first SCK edge
$t_{hc}$	CS hold time	$2 \times t_{bus}$	—	ns	Last SCK edge to positive edge of CS
$t_a$	slave access time	—	$t_{bus}$	ns	Data from “Z” to effective
$t_{dis}$	slave MISO disable time	—	$t_{bus}$	ns	Data from effective to “Z”

Symbol	Description	Min.	Max.	Unit	Comment
$t_{wsck}$	SCK high or low level time	30%	70%	—	—
$t_{si}$	Data input setup time	12	—	ns	—
$t_{hi}$	Data input hold time	28	—	ns	—
$t_{vo}$	Data output valid time	—	36 <sup>[1]</sup> 29 <sup>[2]</sup>	ns	—
$t_{ho}$	Data output hold time	14	-	ns	—
$t_{rsck}$	Clock input rise time	1.4	5.4	ns	—
$t_{fsck}$	Clock input fall time	1.4	6.4	ns	—

<sup>[1]</sup> GPIO setting 00

<sup>[2]</sup> GPIO setting 10

## 7.5.2 CAN specifications

**Table 7-11 CAN wake-up pulse characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Unit
CAN wakeup dominant pulse filtered	twup	—	—	0.9	μs
CAN wakeup dominant pulse pass	twup	4.7	—	—	μs

## 7.5.3 UART specifications

Basic function of Universal Asynchronous Receiver/Transmitter (UART) is to transmit and receive the serial data bit by bit. In order to support transmitting break field, sync field and data, additional Soft Local Interconnect Network(LIN) is included in the AC7801x chips. The main parameters of UART is introduced as below:

1. Up to 3 UART function channels and two of which support soft LIN functions (the uart function and LIN function of the same UART cannot be used at the same time).
2. UART can transmit or receive data with the range of baud rate from 600 bps to 3 Mbps, and the tolerance of real baud rate with ideal baud rate is less than 1%.
3. The minimum GPIO pin interrupt pulse width is 333 ns. Because of that these pins do not have a passive filter on the inputs, this is the shortest pulse width that is guaranteed to be recognized.
4. The maximum baud rate supported in soft LIN function is 20 kbps.
5. Auto baud rate detection is selectable open or not in soft LIN function. The tolerance of received baud rate is from -20%(+/-2%)to +23% (+/-2%) · in this case.



### 7.5.4 I2C specifications

**Table 7-12. Characteristics of the I2C bus lines for different mode**

Symbol	Parameter	Standard-mode		Fast-mode		Fast-mode Plus		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	0	1000	kHz
t <sub>HD;STA</sub>	hold time (repeated) START condition	4	—	0.6	—	0.26	—	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	—	1.3	—	0.5	—	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	4	—	0.6	—	0.26	—	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition	4.7	—	0.6	—	0.26	—	μs
t <sub>HD;DAT</sub>	data hold time	0	—	0	—	0	—	μs
t <sub>SU;DAT</sub>	data set-up time	250	—	100	—	50	—	ns
t <sub>r</sub>	rise time of both SDA and SCL signals	—	1000	20	300	—	120	ns
t <sub>r</sub>	fall time of both SDA and SCL signals set-up time for STOP condition	—	300	20 × (V <sub>DD</sub> / 5.5 V)	300	20 × (V <sub>DD</sub> / 5.5 V)	120	ns
t <sub>SU;STO</sub>	bus free time between a STOP and START condition	4	—	0.6	—	0.26	—	μs
t <sub>BUF</sub>	capacitive load for each bus line	4.7	—	1.3	—	0.5	—	μs
C <sub>b</sub>	data valid time	—	400	—	400	—	550	pF
t <sub>VD;DAT</sub>	data valid acknowledge time	—	3.45	—	0.9	—	0.45	μs

$t_{VD;ACK}$	noise margin at the LOW level	—	3.45	-	0.9	-	0.45	$\mu s$
$V_{nL}$	noise margin at the HIGH level	$0.1V_{DD}$	—	$0.1V_{DD}$	—	$0.1V_{DD}$	—	V
$V_{nH}$	SCL clock frequency	$0.2V_{DD}$	—	$0.2V_{DD}$	—	$0.2V_{DD}$	—	V




Figure 7-6 Definition of timing for F/S-mode devices on the I2C-bus

## 8 Dimensions

### 8.1 LQFP48 package information




Figure 8-1 LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package outline <sup>[1]</sup>

<sup>[1]</sup> Drawing is not to scale.


**Table 8-1 LQFP48 –48 pin, 7 x 7 mm low-profile quad flat package mechanical data <sup>[1]</sup>**

ITEM		SYMBOL	Min.	NOM.	Max.
Total height		A	—	—	1.60
Stand off		A1	0.05	—	0.15
Mold thickness		A2	1.35	1.40	1.45
Leadframe to mold height		A3	0.59	0.64	0.69
Lead width		b	0.18	—	0.27
Lead width without plating		b1	0.17	0.20	0.23
Leadframe thickness		c	0.13	—	0.18
Leadframe thickness without plating		c1	0.117	0.127	0.137
Outer Lead Distance	X	D	8.80	9.00	9.20
	Y	E	8.80	9.00	9.20
Package size	X	D1	6.90	7.00	7.10
	Y	E1	6.90	7.00	7.10
Lead pitch		e	0.40	0.50	0.60
H		H	8.14	8.17	8.20
L		L	0.50	—	0.70
Lead length		L1	1.00 REF		
R1		R1	0.08	—	—
R2		R2	0.08	—	0.20
S		S	0.20	—	—
Angle 1		Θ	0°	3.5°	7°
Angle 2		Θ1	11°	12°	13°
Angle 3		Θ2	11°	12°	13°

<sup>[1]</sup> Dimensions are expressed in millimeters.

**Device Marking for LQFP48**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



**Figure 8-2 LQFP48 marking example (package top view)**

## 8.2 HVQFN32 package information




Figure 8-3 HVQFN32 - 32-pin, 5 x 5 mm thermal enhanced very thin quad flat no-lead package outline <sup>[1]</sup>

<sup>[1]</sup> Drawing is not to scale.


**Table 8-2 HVQFN 32 - 32-pin, 5 x 5 mm thermal enhanced very thin quad flat no-lead package mechanical data [1]**

ITEM	SYMBOL	Min.	NOM.	Max.
Total height	A	0.80	0.85	0.90
Stand off	A1	0	0.02	0.05
Leadframe to mold height	A2	0.60	0.65	0.70
Leadframe thickness	A3	0.20REF		
Lead width	b	0.20	0.25	0.30
Package size	X	D	4.90	5.00
	Y	E	4.90	5.10
Exposed pad size	X	D2	3.40	3.50
	Y	E2	3.40	3.60
Lead pitch	e	0.40	0.50	0.60
PIN1 logo size of exposed pad	H	0.30REF		
Distance between pin and exposed pad	K	0.35REF		
Lead length	L	0.35	0.40	0.45
R	R	0.09	—	—
c1	c1	—	0.08	—
c2	c2	—	0.08	—

[1] Dimensions are expressed in millimeters.


### Device Marking for HVQFN32

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



**Figure 8-4 HVQFN32 marking example (package top view)**

**8.3 TSSOP20 package information**



**Figure 8-5 TSSOP20 – 20 pin, 6.5 x 4.4 mm thin shrink small outline package outline [1]**

[1] Drawing is not to scale.




**Table 8-3 TSSOP20 – 20 pin, 6.5 x 4.4 mm thin shrink small outline package mechanical data <sup>[1]</sup>**

ITEM		SYMBOL	Min.	NOM.	Max.
Total height		A	—	—	1.20
Stand off		A1	0.05	—	0.15
Mold thickness		A2	0.90	1.00	1.05
Leadframe to mold height		A3	0.34	0.44	0.54
Lead width		b	0.20	—	0.28
Lead width without plating		b1	0.20	0.22	0.24
Lead frame thickness		c	0.10	—	0.19
Lead frame thickness without plating		c1	0.10	0.13	0.15
Outer Lead Distance	Y	E	6.20	6.40	6.60
Package size	X	D	6.40	6.50	6.60
	Y	E1	4.30	4.40	4.50
Lead pitch	e	0.55	0.55	0.65	0.75
L		L	0.45	0.60	0.75
Lead length		L1	1.00 REF		
L2		L2	0.25 BSC		
R		R	0.09	—	—
R1		R1	0.09	—	—
S		S	0.20	—	—
Angle 1		∅	0°	—	8°
Angle 2		∅1	10°	12°	14°
Angle 3		∅2	10°	12°	14°

<sup>[1]</sup> Dimensions are expressed in millimeters.

### Device Marking for TSSOP20

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



**Figure 8-6 TSSOP20 marking example (package top view)**

## 9 Pinout

### 9.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

**Table 9-1 Signal multiplexing and pin assignments** <sup>[2]</sup>

48 PIN LQFP	32 PIN HVQFN	20 PIN TSSOP	Pin Name	Function 0	Function 1	Function 2	Function 3	PINMUX	GPIO
1			PB11	gpio	PWM0_CH3	Gpio	SPI1_MOSI	PMUX2[23:21]	27
2			PB12	gpio	PWM0_CH2	Gpio	SPI1_SCK	PMUX2[26:24]	28
3	1		PB0	gpio	CAN_TX	PWM0_CH7	SPI1_MISO	PMUX1[20:18]	16
4	2		PB1	gpio	CAN_RX	PWM0_CH6	SPI1_NSS	PMUX1[23:21]	17
5	3	4	VDD1						
6			VDDA						
7	4	5	VSS1						
8	5	6	PA12	gpio	I2C0_SCL	OSC_OUT <sup>[1]</sup>	PWM0_FLT0	PMUX1[8:6]	12
9	6	7	PA15	gpio	I2C0_SDA	OSC_IN <sup>[1]</sup>	PWDT0_IN0	PMUX1[17:15]	15
10	7	8	PA0	gpio	PWM0_CH1	UART0_RTS	I2C0_SCL	PMUX0[2:0]	0
11	8	9	PA1	gpio	PWM0_CH0	UART0_CTS	I2C0_SDA	PMUX0[5:3]	1
12			PB13	gpio	PWM0_CH7	gpio	I2C1_SCL	PMUX2[29:27]	29
13	9		PB3	gpio	PWM0_CH6	PWM1_CH7	SPI0_MOSI	PMUX1[29:27]	19
14	10	10	PA2	gpio	PWM0_CH5	ADC_IN8	SPI0_MISO	PMUX0[8:6]	2
15	11	11	PA3	gpio	PWM0_CH4	ADC_IN7	SPI0_SCK	PMUX0[11:9]	3
16	12	12	PA4	gpio	PWM0_CH3	ADC_IN6/ACMP_IN6	UART1_TX	PMUX0[14:12]	4
17	13	13	PA5	gpio	PWM0_CH2	ADC_IN5/ACMP_IN5	UART1_RX	PMUX0[17:15]	5
18	14	14	PA6	gpio	BOOT <sup>[1]</sup>	gpio		PMUX0[20:18]	6
19			PB14	gpio	PWM0_CH1	gpio	SPI1_MOSI	PMUX3[2:0]	30
20			PB15	gpio	PWM1_FLT0	ADC_IN11	SPI1_SCK	PMUX3[5:3]	31
21			PC0	gpio	PWM1_CH3	ADC_IN10	SPI1_MISO	PMUX3[8:6]	32
22			PC1	gpio	PWM1_CH2	ADC_IN9	SPI1_NSS	PMUX3[11:9]	33
23	15		PB4	gpio	PWM1_CH1	ADC_IN8	SPI0_MISO	PMUX2[2:0]	20
24	16		PB5	gpio	PWM1_CH0	ADC_IN7	SPI0_SCK	PMUX2[5:3]	21
25	17	15	PA7	gpio	UART0_TX	ADC_IN4/ACMP_IN4	SPI0_MOSI	PMUX0[23:21]	7
26	18	16	PA8	gpio	UART0_RX	ADC_IN3/ACMP_IN3	SPI0_NSS	PMUX0[26:24]	8
27			PC2	gpio	UART1_TX	PWM0_FLT1	UART0_TX	PMUX3[14:12]	34
28			PC3	gpio	UART1_RX	PWM1_FLT1	UART0_RX	PMUX3[17:15]	35
29	19	17	PA9	gpio	PWM0_FLT0	ADC_IN2/ACMP_IN2	RTC_CLKIN	PMUX0[29:27]	9
30	20		VSS2						
31	21	18	VDD2						
32			PC4	gpio	PWM0_CH1	gpio	I2C1_SDA	PMUX3[20:18]	36
33	22		PB6	gpio	PWM1_CH6	PWM1_FLT0	CAN_STDBY	PMUX2[8:6]	22
34			PC5	gpio	gpio	PWDT0_IN1	SPI0_NSS	PMUX3[23:21]	37
35	23		PB7	gpio	PWM1_CH3	ACMP_IN3	I2C0_SCL	PMUX2[11:9]	23
36	24		PB8	gpio	PWM1_CH2	PWDT0_IN2	I2C0_SDA	PMUX2[14:12]	24
37	25	19	PA10	gpio	PWM0_CH7	ADC_IN1/ACMP_IN1	PWDT0_IN2	PMUX1[2:0]	10
38	26	20	PA11	gpio	PWM0_CH6	ADC_IN0/ACMP_IN0	PWDT0_IN1	PMUX1[5:3]	11
39			PC6	gpio	UART1_TX	gpio	PWDT1_IN2	PMUX3[26:24]	38
40			PC7	gpio	UART1_RX	gpio	PWDT1_IN1	PMUX3[29:27]	39
41			PC8	gpio	PWM1_CH7	CAN_STDBY	PWDT1_IN0	PMUX4[2:0]	40
42			PC9	gpio	PWM1_CH6	gpio	ACMP_OUT	PMUX4[5:3]	41
43	27		PB9	gpio	PWM1_CH5	I2C1_SCL	UART2_TX	PMUX2[17:15]	25
44	28		PB10	gpio	PWM1_CH4	I2C1_SDA	UART2_RX	PMUX2[20:18]	26
45	29		PB2	gpio	NMI_B <sup>[1]</sup>	PWM0_FLT0	PWDT0_IN0	PMUX1[26:24]	18
46	30	1	PA13	gpio	SWD_CLK <sup>[1]</sup>	EXT_CLKIN	RTC_CLKOUT	PMUX1[11:9]	13
47	31	2	RESET_B	RESET_B					
48	32	3	PA14	gpio	SWD_DIO <sup>1</sup>	ACMP_OUT	PWM1_CH0	PMUX1[14:12]	14

<sup>[1]</sup> This functions as default function.

<sup>[2]</sup> All the pins are default as gpio on the first time power on except some dedicated pins.

For example, if we want to configure PIN1(PB11) as PWM0\_CH3, we should set  $PMUX2[23:21] = 1$ .

## 9.2 Device pin assignment

### 9.2.1 48-pin LQFP package




Figure 9-1 48-pin LQFP package

9.2.2 32-pin HVQFN32 package





Figure 9-2 32-pin HVQFN32 package

**9.2.3 20-pin TSSOP20 package**



**Figure 9-3 20-pin TSSOP20 package**